Skip to content
Fencer Vulns
medium 5.7

CVE-2025-31936 json

Improper handling of overlap between protected memory ranges for some Intel(R) Xeon(R) 6 processors when using Intel(R) TDX within SMM may…

published 2026-08-11 2 mo ago modified 2026-09-29 41 d ago also EUVD-2025-210690

cvss
5.7
version 3.1, NVD
cisa kev
Not listed
not in CISA's catalog
epss
0.1%
EPSS 0.1% chance of exploitation in 30 days, percentile 0%
public exploits
0
none known

Summary

Improper handling of overlap between protected memory ranges for some Intel(R) Xeon(R) 6 processors when using Intel(R) TDX within SMM may allow an escalation of privilege. SMM adversary with a privileged user combined with a high complexity attack may enable escalation of privilege. This result may potentially occur via local access when attack requirements are present with special internal knowledge and requires no user interaction. The potential vulnerability may impact the confidentiality (high), integrity (high) and availability (none) of the vulnerable system, resulting in subsequent system confidentiality (none), integrity (none) and availability (none) impacts.

Patch / fix

  • intel-microcode Debian 14 3.20260925.1

debian advisories DEBIAN-CVE-2025-31936

  • microcode_ctl RHEL 9 4:20260210-1.20260812.1.el9_8
  • microcode_ctl RHEL 10.2 4:20260812-0.el10_2
  • microcode_ctl RHEL 8 4:20260812-1.el8_10

red hat advisories RHSA-2026:68011RHSA-2026:67979RHSA-2026:65147

  • ucode-intel SLES 16.0, Linux Micro 6.2, SLES for SAP applications 16.0 20260812-160000.1.1
  • ucode-intel SLES for SAP 15 SP6, SLES for SAP 15 SP5, SLES for SAP 15 SP4 +11 more 20260812-150200.68.1
  • ucode-intel Linux Micro 6.1 20260812-slfo.1.1_1.1
  • ucode-intel Linux Micro 6.0 20260812-1.1
  • microcode_ctl SLES 11 SP4 LTSS EXTREME CORE 1.17-102.83.98.1
  • ucode-intel SLES LTSS Extended Security 12 SP5, SLES 12 SP5-LTSS 20260812-164.1

suse advisories SUSE-SU-2026:23459-1SUSE-SU-2026:23602-1SUSE-SU-2026:4025-1SUSE-SU-2026:4019-1SUSE-SU-2026:23539-1SUSE-SU-2026:23449-1

  • ucode-intel openSUSE Leap 16.0 20260812-160000.1.1
  • ucode-intel openSUSE Tumbleweed 20260812-1.1

opensuse advisories openSUSE-SU-2026:21736-1openSUSE-SU-2026:11599-1

  • microcode_ctl AlmaLinux 10 4:20260812-0.el10_2
  • microcode_ctl AlmaLinux 9 4:20260210-1.20260812.1.el9_8
  • microcode_ctl AlmaLinux 8 4:20260812-1.el8_10

almalinux advisories ALSA-2026:67979ALSA-2026:68011ALSA-2026:65147

  • microcode_ctl Rocky Linux 10 4:20260812-0.el10_2
  • microcode_ctl Rocky Linux 9 4:20260210-1.20260812.1.el9_8
  • microcode_ctl Rocky Linux 8 4:20260812-1.el8_10

rocky linux advisories RLSA-2026:67979RLSA-2026:68011RLSA-2026:65147

Vendor advisories

What the vendors themselves say about their products: affected, fixed or not affected, and what to do.

red hat product security vex CVE-2025-31936 updated cvss 5.7

kernel: microcode_ctl: Intel Xeon 6 Processors: Privilege escalation via improper memory range handling in SMM

  • Red Hat Enterprise Linux 6 microcode_ctl Red Hat Enterprise Linux 7 microcode_ctl Red Hat OpenShift Container Platform 4 openshift/ose-rhel-coreos-8 Red Hat OpenShift Container Platform 5 openshift/ose-rhel-coreos-9
    affected: workaround, no fix available
  • Red Hat Enterprise Linux BaseOS (v. 8) microcode_ctl 20260812-1.el8_10
    fixed: vendor fix RHSA-2026:65147
  • Red Hat Enterprise Linux BaseOS (v. 9) microcode_ctl 20260210-1.20260812.1.el9_8
    fixed: vendor fix RHSA-2026:68011
  • Red Hat Enterprise Linux BaseOS (v. 10) microcode_ctl 20260812-0.el10_2
    fixed: vendor fix RHSA-2026:67979
  • Red Hat OpenShift Container Platform 4.22 rhcos 4.22.9.8.202611032353
    fixed: vendor fix RHSA-2026:95346

Red Hat CSAF VEX © Red Hat, Inc., from https://security.access.redhat.com/data/csaf/v2/vex/; changed: reduced to product statuses and remediations. CC BY 4.0 · csaf

CISA SSVC

Exploitation
none
Automatable
no
Technical impact
total
Assessed
2 mo ago

Exploit prediction

0.10% chance of exploitation in the next 30 days, higher than 0% of all scored CVEs (FIRST EPSS, 2026-11-08).

CVSS scores

assigned by version score vector
CNA 4.0 7.0 CVSS:4.0/AV:L/AC:H/AT:P/PR:H/UI:N/VC:H/VI:H/VA:N/SC:N/SI:N/SA:N
CNA 4.0 7.0 CVSS:4.0/AV:L/AC:H/AT:P/PR:H/UI:N/VC:H/VI:H/VA:N/SC:N/SI:N/SA:N/E:X/CR:X/IR:X/AR:X/MAV:X/MAC:X/MAT:X/MPR:X/MUI:X/MVC:X/MVI:X/MVA:X/MSC:X/MSI:X/MSA:X/S:X/AU:X/R:X/V:X/RE:X/U:X
NVD 3.1 5.7 CVSS:3.1/AV:L/AC:H/PR:H/UI:N/S:U/C:H/I:H/A:N

Affected products

  • n/a Intel(R) Xeon(R) 6 processors when using Intel(R) TDX

Classification

Weakness
  • CWE-1260 Improper Handling of Overlap Between Protected Memory Ranges

References

Sources

Fencer Vulns keeps one entry per vulnerability: the CVE id wins, then GHSA, and records that alias each other are merged, except that two CVEs always keep separate entries. The same data is available as JSON.