Improper input validation in ARM® Trusted Firmware used in AMD’s Zynq™ UltraScale+™) MPSoC/RFSoC may allow a privileged attacker to perform…

published 2024-08-13 2 y ago modified 2026-06-17 4 mo ago also EUVD-2023-35650

cvss: 4.8; version 3.1, CNA
cisa kev: Not listed; not in CISA's catalog
epss: 0.2%; EPSS 0.2% chance of exploitation in 30 days, percentile 4%
public exploits: 0; none known

Improper input validation in ARM® Trusted Firmware used in AMD’s Zynq™ UltraScale+™) MPSoC/RFSoC may allow a privileged attacker to perform out of bound reads, potentially resulting in data leakage and denial of service.

Patch / fix

fixed in 1

AMD Zynq™ UltraScale+™ MPSoC/RFSoC 2023.2

CISA SSVC

Exploitation: none
Automatable: no
Technical impact: partial
Assessed: 2 y ago (2024-08-15)

Exploit prediction

0.16% chance of exploitation in the next 30 days, higher than 4% of all scored CVEs (FIRST EPSS, 2026-11-08).

CVSS scores

assigned by	version	score	vector
CNA	3.1	4.8	CVSS:3.1/AV:L/AC:L/PR:H/UI:R/S:U/C:L/I:N/A:H
NVD	3.1	5.8	CVSS:3.1/AV:L/AC:L/PR:H/UI:R/S:U/C:H/I:N/A:H

Affected products

AMD Zynq™ UltraScale+™ MPSoC/RFSoC

Classification

Weakness

CWE-20 Improper Input Validation
CWE-125 Out-of-bounds Read

References

amd.com /en/resources/product-security/bulletin/amd-sb-8002
broken-link

Sources

CVE List CVE-2023-31339
NVD CVE-2023-31339

Fencer Vulns keeps one entry per vulnerability: the CVE id wins, then GHSA, and records that alias each other are merged, except that two CVEs always keep separate entries. The same data is available as JSON.

Summary